

Fig. 1 (Prior Art)




Fig.2 (Prior Art)





Fig. 34



Pig.3B





Fig. 4





		 		·									
		ADD ID LATCH	RESET	RESET	RESET	COAD	PREV	PREV	PREV	PREV	PREV	PREV	PREV
	(LATCHES)	SLEEP (SLP)	RESET	RESET	RESET	PREV	SEI	SEI	PREV	RESET	RESET	PREV	PREV
	OUTPUTS (LATCHES)	DEV SEL (DSEL)	RESET	RESET	RESET	PREV	PREV	PREV	RESET	PREV	PREV	ES.	RESET
		(1001) 100 100K	RESET	RESET	RESET	SE	PREV	PREV	PREV	PREV	PREV	PREV	PREV
C		MATCH	×	×	×	×	×	×	×	×	×		1
SELECT LOGIC	•	SLEEP (SLP)	×	×	Х	×	X	Х	×	Х	×	0	0
		(13SO) 13S 73O	χ	1.	χ	χ	χ		Χ	1	. 1	1	1
	INPUTS	(1001) 100 7001	X	χ	χ	0	1		Χ	1	1	1	_
		()))))) ()))	1	1	0	1	1	1	1	1	1	1	-
		DATA BUS	00=1	D0=1	Х	DEV ADD	01=1	01=1	03=1	02=1	02=1	07=1	02=0
		TAC BUS (HEX)	01H	OFH	X	08H	01H	0FH	01H ·	01H	OFH	02H	. 02H

Pig.6

		CNADIC	& SELECT O	III LOCIC	· · · · · · · · · · · · · · · · · · ·	
	<u> </u>		a select o	UI LUGIC		
_	INP	UTS			OUTPUTS	
LOW VCC (LVCC)	LOCK OUT (LOUT)	DEV SEL (DSEL)	SLEEP (SLP)	INPUT ENABLE (IEN)	SEL OUT (SOUT)	DECODER ENABLE (DEN)
0	Х	Х	Х	SEL IN	0	0
1	0	Х	Х	SEL IN	0	SEL IN
1 .	-	0	0	SEL IN	SEL IN	0
1	1	0	1	SEL IN	SEL IN	0
1	1	1	0	1	-SEL IN	1
1	1	1	1	SEL IN	SEL IN	0

Fig. 7








Fig. 9




Fig. 10

		COMMENTS	LOW POWER	LOW POWER	DESELECT MODE	LOAD PACKET ADDR.	LOAD SECTOR ADDR.	LOAD BLOCK ADDR.	INCR. PACKET ADDR.	LOAD BYTE ADDR. SET INCR ON/OFF	LOAD PGM DATA REGISTERS	SELECT CONTROL REG	LOAD DATA TO REG	INCREMENT BYTE REG.	LATCH SA DATA		CLEAR CONTROL REG.	CLEAR CONTROL REG. CLEAR ADDR. REG.	CLEAR CONTROL REG. CLEAR ADDR. REG. READ DATA
	OUT/IN	20/1	0	0			-	_		_	_	_	-	-	_	ŀ	<u> </u>		
	0		0	0	0	0	0	0	0	0	0	0	0	0	0	+	<u>-</u>		
	WDR	₹ S	0	0	0	0	0	0	0	0	0	0	0	0					
	M	ã	0 0	0	0,	0	0	0	0	0		0	0	0	0		_	+	
INPUTS	WREG		0	0	0	0	0	0	0	0	0	0	0	0	0	0	_		
Z	M	RCR	0	0	0	0	0	0	0	0	0	0	0	0	0	0	_	0	 -
	CCR	<u> </u>			0	0	0	0	0	0	0	0	0	0	0			0	-
		SREG	0	0	0	0	0	0	0	0	0		0	0	0	0		0	1 -
	CLRADD	, s	0	0	-	_	_	-	-	-	-	_	 -	0	0	-		0	
		SAL	0	0	0	.0	1	0	0	0	0	0	0	0	0	0		0	
	PAL		0	0	0	_	0	0	0	0	0	0	0	0	0	0		0	
		PAI	0	0	0	0	0	0	-	0	0	0	0	0	0	0		0	
	BLAL		0	0	0	0	0	-	0	0	0	0	0	0	0	0		0	0 0
		BAL	0	0	0	0	0	0	0	-	0	0	0	0	0	0		0	00
	BAI		0	0	0	0	0	0	0	0	ć	0	0	0	0	0		0	0 %
	SEI.	DECODER ENABLE	0	0	0	_	-	-	-	-	-	-	_	_	_	-		-	
	DEV SEL		×	×	0	×	×	×	×	×	×	×	×	×	×	×	1	×	××
IS	LOCK OUT	SLEEP	×	-	0	X	X	×	×	X	X	×	×	X	X	×		×	××
INPUTS	LOCK		0	1	-	×	X	X	×	Х	X	Х	X	Х	×	X		×	× ×
	į	BUS	XXXXXXX	XXXXXXX	XXXXXXXX	e/dxxaaaaa	хоаааааа	xaaaaaaa	XXXXXXX	e/dxxaaaaa	ddddddd	XXIIIII	pppppppp	XXXXXXXX	XXXXXXX	xx001000		xx010000	xx010000
	345		Нхх	ХхН	НXX	03H	04H	05H	N/0	H60	OAH	180 181	H20	H00	EH OEH	OFH		1	 19H

Pig. 11

		
	[0]	BIT 0
	[1]	BIT 1
ID CODE	[2]	BIT 2
) (I	[3]	BIT 3
	[4]	BIT 4
	[2]	BIT 5
ER 00H	[9]	BIT 6
REGISTER ([7]	BIT 7

REGISTER	ER 01H			BLOCK A	ADDRESS	-	
	A22	A21	A20	A19	A18	A17	A16
BIT 7	BIT 6	S 118	8II 4	811 3	BIT 2	BIT 1	8IT 0

REGISTER	ER 02H	•	S	ECTOR ADDR	SECTOR ADDRESS REGISTER	<u>۲</u> ۰	
	A15	A14	A13	A12	A11	A10	Ag
BIT 7	BIT 6	S 118	PIT 4	SIT 3	BIT 2	BIT 1	BIT 0

Fig. 12C

		Î
	A5	BIT 0
.R	A 6	BIT 1
PACKET ADDRESS REGISTER	A7	BIT 2
ACKET ADDR	A 8	BIT 3
Д	Ax	BIT 4
•		BIT 5
REGISTER 03H		BIT 6
REGISTE	PACKET INCREMENT ENABLE/ DISABLE	817

	_			<i>:</i>
		·	BIT 0	
		Α0	BIT 1	
BYTE ADDRESS REGISTER	ייבטוסיוביו	A1	BIT 2	
BYTF ADDRF		A2	BIT 3	
		A3	8IT 4	
		A4	BIT 5	
REGISTER 04H			BIT 6	
REGISTE		BYTE INCREMENT ENABLE/ DISABLE	BIT 7	

		BIT 0
		1 18
CONTROL A		BIT 2
CONT		BIT 3
	REF VOLTAGE GENERATOR ENABLE	BIT 4
		BIT 5
REGISTER 05H		BIT 6
REGIST		BIT 7

	01	
	. [3
> 5		

		
		BIT 0
		BIT 1
CONTROL C	·	BIT 2
CONTE		BIT 3
		BIT 4
	ENABLE WORD LINE SWITCH	BIT 5
EGISTER 07H	CONNECT PROGRAM VOLTAGE TO BIT LINE (PGM)	9 II 6
REGISTI	ENABLE LOW CURRENT PUMP	811 7

REGISTE	.R 08H			CONTROL	ROL D		
ENABLE S.A. REFERENCE GENERATOR	BIT LINE TRIM (READ) [1]	BIT LINE TRIM (READ) [0]		SENSE MARGIN TRIM (READ)	SENSE MARGIN TRIM (READ) [2]	SENSE MARGIN TRIM (READ)	SENSE MARGIN TRIM (READ)
811 7	BIT 6	S 118	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0

 WORD LINE TRIM
 TRIM<

CONTROL B

REGISTER 06H

811 0

= 1

BIT 2

BIT 3

811 4

BIT 5

BIT 6

811 7

			Fig. 121
	DESELCT ALL MAIN LINES	BIT 0	
	SELECT ALL ERASE BLOCKS	BIT 1	
ROL E	SELECT ALL MAIN BLOCKS	BIT 2	
CONTROL E	DESELCT ALL WORD LINES	BIT 3	
	SELECT ALL WORD / LINES	BIT 4	
		SIT 5	
EGISTER 09H		BIT 6	
REGISTI		BIT 7	

		1. 7. 7. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1.	H'19. 12.M
	FLOAT BIT LINES	BIT 0	
	DISCHARGE BIT LINES	BIT 1	
CONTROL F		BIT 2	
CONT		BIT 3	:
		BIT 4	
		BIT 5	
REGISTER OAH		BIT 6	
REGISTE	CONNECT DL BUS TO DZ BUS	BIT 7	

		T
		BIT 0
		BIT 1
CONTROL G		BIT 2
CONT		BIT 3
	ENABLE SENSE CIRCUITS	BIT 4
		BIT 5
REGISTER 08H	BYPASS PROGRAM LATCHES	9IT 6
REGISTI		8IT 7

Fig. 121

		BIT 0
	ENABLE HIGH CURRENT PUMP	BIT 1
CONTROL H	ENABLE BL SWITCH	BIT 2
CONT	BIT LINE TRIM PROGRAM [0]	BIT 3
	BIT LINE TRIM PROGRAM [1]	BIT 4
	BIT LINE TRIM PROGRAM [2]	BIT 5
EGISTER OCH		9IT 6
REGIST	·	BIT 7

REGIST	EGISTER ODH			CONT	CONTROL I		
	ENABLE NEGATIVE PUMPS	SOURCE LINE TRIM (ERASE) [2]	SOURCE LINE TRIM (ERASE) [1]	SOURCE LINE TRIM (ERASE) [0]	ENABLE SOURCE SWITCH CIRCUIT	WORD LINE SUPPLY	
BIT 7	BIT 6	. BIT 5	BIT 4	BIT 3	BIT 2	1 118	BIT 0






Fig. 13








Fig. 16





Fig. 17






Fig. 18B




Fig. 19




Fig. 20A




Fig.20B








Fig. 21












Fig.25






Fig.26